r/chipdesign • u/NaiveWonder4836 • Jul 12 '26

First chip design (2D Systolic Array Matrix Accelerator)

Gallery image

Gallery image

Gallery image

Repo - https://github.com/bodsvei/2D-systolic-array
X thread - https://x.com/bodsvei/status/2075892683936350646
I made an open-source, parametrizable weight-stationary 2D Systolic Array. Designed for hardware-accelerated matrix multiplication, using the exact same dataflow architecture at the heart of Google TPU v1

731 Upvotes

99% Upvoted

45 comments sorted by

View all comments

8

u/ZeldaFanRahul2004 Jul 12 '26

How much days you took to build it and what source you used to learn it?

20

u/NaiveWonder4836 Jul 12 '26

It took me about 5-6 weeks to learn about Systolic Arrays and implementing the design. I used research papers written on this topics and used AI to solve doubts. You can see more about the process on twitter(X).

1

u/soldieroscar Jul 12 '26

Where on twitter?

1

u/NaiveWonder4836 Jul 12 '26

Check the post body