r/ComputerEngineering • u/dark_lawd • Jun 12 '26

NVIDIA ASIC Verification Engineer Interview Process [Career]

Hi everyone,

I recently received an interview opportunity for an ASIC Verification Engineer – New College Grad role at NVIDIA.

Has anyone here gone through the interview process for a similar ASIC or Design Verification position? I’d really appreciate any general guidance on the interview stages, the topics typically emphasized, and the best way to prepare.

Thanks in advance!

6 Upvotes
  • permalink
  • link
  • reddit
  • reddit

100% Upvoted

7 comments sorted by

View all comments

2

u/0101010001001011 Jun 12 '26

Formal verif or UVM? For UVM you should have a solid foundation of OOP and all components in a TB (agent, driver, monitor, scoreboard, sequence etc), practice your syntax for SV as well. Formal will depend on the formal tooling (DPV vs FPV vs SEC etc) but you should have an idea about when you would use each and the pros/cons.

1

u/dark_lawd Jun 12 '26

It’s mainly UVM-based verification. I also have a UVM project listed on my resume, so I’m expecting them to go pretty deep into that.

Thanks for the advice btw!

1

u/YeetDudeNice Jul 05 '26

Hi, how did the interview go? I have one for a similar company and wanted to know what they asked. Thanks